A High-Yield Area-Power Efficient DWT Hardware for Implantable Neural Interface Applications

Home › A High-Yield Area-Power Efficient DWT Hardware for Implantable Neural Interface Applications
Author(s): 
A. M. Kamboh, A. Mason and K. Oweiss
Publication Date: 
Mar 2007
Associated Member: 
Dr. Karim G. Oweiss
Associated Projects: 
A Wireless, Multiscale, Distributed Interface to the Cortex
Advanced Microsystems for Neural Information Processing
Abstract Upload: 
application/pdf icon
DWT_NER07.pdf
Publications Details: 
Proc. of 3rd Int. IEEE EMBS Conf. on Neural Engineering, pp. 212-216